



# SMART POWER H-BRIDGE MOTOR DRIVE

#### **DESCRIPTION**

The PWR-82341 is a smart Power H-Bridge Motor Drive hybrid. The PWR-82341 uses a MOSFET output stage with a 100Vdc rating, and can deliver 5A continuous, 10 A peak current to the load.

This Smart Power Motor Drive has CMOS Schmitt Trigger inputs for high noise immunity. High and low-side input logic signals are XOR'd in each phase to prevent simultaneous turn on of in-line transistors, thus eliminating a shoot through condition.

The internal logic controls the high and low-side gate drivers for each phase and can operate from +5 to +15 V logic levels. An internal charge pump circuit provides the required voltage to the high-side gate drives. This ensures constant output performance for switching frequencies from DC to 50 kHz.

#### **APPLICATIONS**


Packaged in a small case, these hybrids are an excellent choice for high performance, high-reliability motor drives for Military and Aerospace servo-amps and speed controls.

Among the many applications are robotics; electro-mechanical valve assemblies; actuator systems; antenna and radar positioning; fan and blower motors for environmental conditioning; position control of minisubs, drones, and RPV's; and compressor motors for cryogenic coolers.

The PWR-82341 hybrid is ideal for harsh military environments where shock, vibration, and temperature extremes are evident, such as missile applications including fin actuators and I. seeker head movement. The PWR-82341 operates over the -55°C to +125°C temperature range and is available with military processing.

#### **FEATURES**

- Small size (1.8" x 1.4" x 0.25")
- 100 VDC Rating
- 5 A Continuous, 10 A peak Capability
- High-Efficiency MOSFET Drive Stage
- Direct Drive from PWM
- Drive Brush or Brushless DC Motors
- Four Quadrant Operation
- Military Processing Available



© 1992 ILC Data Device Corporation

TABLE 1. PWR-82341 ABSOLUTE MAXIMUM RATINGS (Tc = +25°C Unless Otherwise Specified)					
PARAMETER	SYMBOL	VALUE	UNITS		
SUPPLY VOLTAGE	Vcc	100	V		
INPUT VOLTAGE	V+	18	V		
LOGIC POWER-IN VOLTAGE	<b>V</b> LPI	18	V		
INPUT LOGIC VOLTAGE	V∪, V∟, VSd	VLPI + 0.5	V		
OUTPUT CURRENT Continuous Peak	lo Ip	5 10	A A		
OPERATING FREQUENCY	fo	50	kHz		
CASE OPERATING TEMPERATURE	Tc	-55 to +125	℃		
CASE STORAGE TEMPERATURE RANGE	Tcs	-55 to +150	℃		

TABLE 2. PWR-82341 SPECIFICATIONS (TC=+25°C Unless Otherwise Specified)						
PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OUTPUT Output Current Continuous Supply Voltage Output On-Resistance (each FET) Instant Forward Voltage (intrinsic diode) Reverse Recovery Time (intrinsic diode) Reverse Leakage Current	lo Vcc RON VF trr Ir	See NOTE 1 Ip=5A (See NOTE 2) Ip=5A (See NOTE 2) Id=1A, di <sub>d</sub> /dt=160A/μs See NOTE 3		28 160	5 100 0.13 1.25 500 250	Α V Ω V nsec μΑ
INPUT POWER Input Voltage (T <sub>C</sub> =-55°C to +125°C) Logic Power-in Voltage V+ Current Logic Power Input Current	V+ VLPI I+ ILPI	V+ = 15V, f <sub>o</sub> = 20kHz VLPI = 15 V	12 5	15	18 18 35 5	V V mA mA
INPUT SIGNALS Positive Trigger Threshold Voltage Negative Trigger Threshold Voltage Positive Trigger Threshold Voltage Negative Trigger Threshold Voltage	VP VN VP VN	Pin Connections  VLPI = 15 V  VLPI = 15 V  VLPI = 5 V  VLPI = 5 V	6.8 4.0 2.2 0.9		10 7 3 2	V V V
SWITCHING CHARACTERISTICS (See FIGURE 2) Upper Drive: Turn-on Propagation Delay Turn-off Propagation Delay Shut-down Propagation Delay (see FIGURE 5) Turn-on Rise Time Turn-off Fall Time  Lower Drive: Turn-on Propagation Delay Turn-off Propagation Delay Shut-down Propagation Delay (see FIGURE 5) Turn-on Rise Time	td(on) td(off) tsd tr tf  td(on) td(off) tsd	Test 1 Conditions VLPI = +15 V, V+ = 15 V VCC = +28 V, Ip = 10 A			825 1100 1000 125 200 825 1100 1000 200	nsec nsec nsec nsec nsec nsec nsec nsec
Turn-off Fall Time  SWITCHING CHARACTERISTICS (Ssee FIGURE 2) Upper Drive: Turn-on Propagation Delay Turn-off Propagation Delay Shut-down Propagation Delay (see FIGURE 5) Turn-on Rise Time Turn-off Fall Time	td(on) td(off) tsd tr tf	Test 2 Conditions VLPI = +5 V, V+ = 15 V VCC = +28 V, lp = 10 A			1150 1400 1050 125 225	nsec nsec nsec nsec nsec nsec

TABLE 2. PWR-82341 SPECIFICATIONS (continued) (T <sub>C</sub> = +25°C Unless Otherwise Specified)							
PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS	
SWITCHING CHARACTERISTICS (continued)  Lower Drive: Turn-on Propagation Delay Turn-off Propagation Delay Shut-down Propagation Delay (see FIGURE 5.) Turn-on Rise Time Turn-off Fall Time	td(on) td(off) tsd tr tf	Test 2 Conditions VLPI = +5 V, V+ = 15 V VCC = +28 V, Ip = 10 A			1150 1400 1050 125 225	nsec nsec nsec nsec nsec	
DEAD TIME	t <sub>dt</sub>		400			nsec	
MINIMUM PULSE WIDTH	t <sub>pw</sub>		150			nsec	
THERMAL  Maximum Thermal Resistance Junction Temperature Range Case Operating Temperature Case Storage Temperature	θjc Tj Tco Tcs	each transistor	-55 -55 -55		7.5 150 125 150	°C/W °C °C	
WEIGHT					1.05 (30)	0z (g)	


#### NOTES:

- 1. For Hi-Reliability applications, derating per MIL-S-19500 should be observed. (Derate Vcc to 70%.)
- 2. Pulse Width ≤ 300 μs, duty cycle ≤ 2%
- 3. Vcc = 70 V, Vu, VL, = logic '0'

#### INTRODUCTION

The PWR-82341 is a 5 Amp, H-bridge motor drive hybrid which incorporates a 100 Vdc MOSFET output stage for high-speed and high-efficiency operation. This motor drive is ideal for use in high-performance motion control systems, servo amplifiers, and motor speed control designs. Furthermore, Multi-axis systems requiring multiple drive stages can benefit from the small size of this power drive.

The PWR-82341 can be driven directly from a PWM, DSP, or a custom ASIC that supplies digital signals to control the upper and lower transistors of each phase. This highly integrated drive stage has Schmitt Trigger digital inputs that control the high and low side of each phase. Digital protection of each phase eliminates an in-line firing condition, by preventing simultaneous turnon of both the upper and lower transistors. This logic also controls the high and low-side gate drivers. Operation from +5 to +15 V logic levels can be programmed by applying the appropriate voltage



(REFERENCE TABLE 2. ALSO)

FIGURE 2. INPUT/OUTPUT TIMING RELATIONSHIPS

to the VLpi pin . The PWR-82341 has a ground referenced low-side gate drive. An internal charge pump circuit supplies the required drive voltage to the two high-side transistors. This provides a continuous high-side gate drive; even during motor stall. The high and low-side gate drivers control the N-channel MOS-FET output stage. The MOSFETs used in the PWR-82341 allow output switching up to 50 kHz. The PWR-82341 does not have internal short-circuit or overcurrent protection; which if required, must be added externally to the hybrid.

# **DIGITALLY CONTROLLED INPUTS**

The PWR-82341 uses Schmitt Trigger digital inputs (with hysteresis) to ensure high noise immunity. The trigger switches at different points for positive and negative going signals. Hysteresis voltage ( $V_H$ ) is the difference between the positive going voltage ( $V_P$ ) and the negative going voltage ( $V_N$ ) (see FIGURE 3).

The digital inputs have programmable logic levels, which allows the hybrid to be used with different types of control logic with an input voltage range of +5 to +15 V, such as TTL or CMOS logic. The Vlpi pin is the logic power input for the digital circuitry inside the hybrid. A 0.01  $\mu\text{F}$ , 50 V ceramic capacitor must be placed between VLpi pin and GND as close to the hybrid as possible. When using 5 V control circuitry, an external +5 Vdc power supply must be connected between the Vlpi pin of the hybrid, and GND. The control circuitry can be as simple as a PWM, or as sophisticated as a microprocessor or custom ASIC, depending on the system requirements. FIGURE 4 illustrates a typical interface of the PWR-82341 with a motor and PWM in a Servo-Amp System.

### SHUT-DOWN INPUT (Vsd)

The Vsd pin provides a digital shut-down input, which allows the user to completely turn off both the upper and lower-output transistors in all three phases. Application of a logic "1" to the Vsd input will latch the Digital Control/Protection circuitry thereby turning off all output transistors. The Digital Control/Protection circuitry remains latched in the off state and will not respond to signals on the VL or Vu inputs while the Vsd has a logic "1" applied. When the user or the sense circuitry (as in FIGURE 6) returns the Vsd input to a logic "0", and then the user sets the VL and  $V \cup$  inputs to a logic "0" the output of the Digital Control/Protection circuitry will clear the internal latch. When the next rising edge (see FIGURE 5) occurs on the VL or Vu digital inputs, the outputs transistors will respond to the corresponding digital input. This feature can be used with external current limit or temperature sense circuitry to disable the drive if a fault condition occurs (see FIGURE 6).

#### INTERNAL PROTECTION CIRCUITRY

The hybrid contains digital protection circuitry, which prevents inline transistors from conducting simultaneously. This, in effect, would short circuit the power supply and would damage the output stage of the hybrid. This circuit permits only proper input signal patterns to produce output conduction. TABLE 3 lists the input/output timing relationships. If an improper input requested

that the upper and lower transistors of the same phase conduct together, the output would be a high impedance until removal of the illegal code from the input of the PWR-82341. A dead time of 400 nsec minimum should still be maintained between the signals at the Vu and VL pins; this ensures the complete turn-off of any transistor before turning on its associated in-line transistor.

TABLE 3. INPUT-OUTPUT TRUTH TABLE						
INPUTS					OUTPUTS	
UPF	PERS	LOWERS CONTROL		OUIFUIS		
<b>V</b> UA	<b>V</b> UB	<b>V</b> <sub>LA</sub>	<b>V</b> <sub>LB</sub>	<b>V</b> <sub>SD</sub>	<b>V</b> <sub>OA</sub>	<b>V</b> OB
0	0	1	1	0	L	L
0	1	1	o	О	L	н
1	1	o	О	О	н	н
1	×	1	×	О	z	x
X	1	Х	1	О	x	z
0	0	0	0	0	z	z
х	×	х	x 1 z z			
H = High Level L = Low Level						
X = Don't Care Z = High Impedance State (off)						




FIGURE 3. HYSTERESIS DEFINITION AND CHARACTERISTICS




FIGURE 4. TYPICAL INTERFACE WITH A MOTOR AND PWM




FIGURE 5. SHUT-DOWN (VSD) TIMING RELATIONSHIPS

#### **CHARGE PUMP**

The PWR-82341 has an internal charge pump circuit to generate the drive voltage for the high side N-channel MOSFETs (see Figure 4). The charge pump uses an oscillator to charge an external charge pump capacitor, Cc, from the Vcc supply. This oscillator will pump the voltage at the +cap pin (48) of the hybrid higher than Vcc. The hybrid high side drivers use this voltage to ensure proper gate drive.

An external 1  $\mu$ F, 20% capacitor (Cc) is required between the +cap pin and the -cap pin (50) on the hybrid. If a polarized capacitor is used, the positive terminal must be connected to the +cap pin. The voltage rating of Cc must be 2x the maximum value of Vcc.

# PWR-82341 POWER DISSIPATION (SEE FIGURE 7)

There are three major contributors to power dissipation in the motor driver: conduction losses, switching losses, and intrinsic diode losses.

Vcc = +28 V (Bus Voltage)

IoA = 3 A, IOB = 7 A (see FIGURE 7)

ton = 20  $\mu$ s, T = 40  $\mu$ s (period) (see FIGURE 7)

Ron = 0.13  $\Omega$  (on-resistance, see TABLE 2, lo = 5 A, Tc= +25°C)

ts1 = 325 ns, ts2 = 325 ns (see FIGURE 7)

fo = 25 kHz (switching frequency)

VF is an intrinsic diode forward voltage, TABLE 2, lo = 5 A

#### 1. Conduction Losses (Pc)

 $Pc = (Imotor rms)^2 \times Ron$ 

 $Pc = (Imotor rms)^2 \times Ron$ 

$$I_{\text{motor rms}} = \sqrt{\left(I_{OB}^{2} - I_{OB} (I_{OB} - I_{OA}) + \frac{(I_{OB} - I_{OA})^{2}}{3}\right) \left(\frac{\text{ton}}{T}\right)}$$

$$I_{\text{motor rms}} = \sqrt{\left(7A^2 - 7A(7A - 3A) + \frac{(7A - 3A)^2}{3}\right)\left(\frac{20us^2}{40us}\right)}$$

 $Pc = (3.63 \text{ A})^2 \times (0.13 \Omega)$ 

Pc = 1.71 Watts

#### 2. Switching Losses (Ps)

Ps = [Vcc (IOA (ts1) + IOB (ts2)) fo] / 2

Ps = [28 V (3 A (325 ns) + 7 A (325 ns)) 25 kHz] / 2

Ps = 1.14 Watts

# 3. Intrinsic Diode Losses (Pd)

Pd= Id (avg) x Vd (avg)

Id(avg) = [(IOB + IOA) / 2] / 2 = [(7 A + 3 A) / 2] / 2 = 2.5 A

 $Pd = 2.5 A \times 1.25 V$ 

Pd = 3.125 Watts

# TRANSISTOR POWER DISSIPATION (PQ)

To calculate the maximum power dissipation of the output transistor as a function of the case temperature use the following equation. (Reference FIGURE 9 to ensure you don't exceed the maximum allowable power dissipation of each transistor.

PQ = Pc + Ps + Pd

# TOTAL HYBRID POWER DISSIPATION (PTOTAL)

To calculate Total Power dissipated in the hybrid use:

$$P_{TOTAL} = \sum_{i=1}^{6} [PQi]$$
 where  $i = each$  transistor

#### LAYOUT AND EXTERNAL COMPONENTS

Important Information – The following layout guidelines and required external components are critical to the proper operation of these motor drives.

Permanent damage will result to the motor drive if the user does not make the following recommended ground connections that will ensure the proper operation of the hybrid.

To prevent damage to the internal drive circuitry, the differential voltage between GND and Vss must not exceed  $\pm 3$  V max, dc or peak. This includes the combined voltage drop of the associated ground paths and the voltage drop across Rsense (see FIGURE 8). For example, a value for Rsense of 0.1  $\Omega$  will give a voltage drop of 1.00 V at 10 A and allow enough margin for the voltage drop in the ground conductors. Locate Rsense 1"–2" maximum from the hybrid. It is critical that all ground connections be as short, and of lowest impedance, as the system allows.

C1 and C2 are 0.1  $\mu$ F ceramic bypass capacitors that suppress high frequency spiking. The voltage rating should be 2x the maximum system voltage. Locate them as close to the hybrid as possible. Please note, on FIGURE 8, that C1 and C2 must go directly from terminal-to-terminal on the hybrid – **do not daisy chain along the power ground return.** 

C3 and C4 are 0.01  $\mu$ F, 50 V ceramic capacitors for power supply decoupling. Locate them as close to the hybrid as possible. Cc is a 1  $\mu$ F, 20% capacitor (either polarized or nonpolarized). If a polarized cap is used, the positive terminal must be connected

to the +cap pin of the hybrid. Voltage rating should be 2x the maximum system voltage.

Care must be taken to control the regenerative energy produced by the motor in order to prevent excessive voltage spiking on the  $V_{\rm CC}$  line. This can be accomplished by placing a capacitor or clamping diode between  $V_{\rm CC}$  and the high power ground return.

TABLE 4. PIN ASSIGNMENT TABLE				
PIN	FUNCTION	PIN	FUNCTION	
1	NC	34	-CAP	
2	NC	33	NC	
3	NC	32	+CAP	
4	V+	31	v <sub>cc</sub>	
5	GND	30	v <sub>cc</sub>	
6	$V_{LPI}$	29	NC	
7	NC	28	V <sub>OA</sub>	
8	$V_{\cup A}$	27	V <sub>OA</sub>	
9	NC	26	$V_{SSA}$	
10	$V_{LA}$	25	V <sub>SSA</sub>	
11	GND	24	$V_{CC}$	
12	$V_{ extsf{SD}}$	23	V <sub>cc</sub>	
13	$V_{UB}$	22	$V_{OB}$	
14	NC	21	V <sub>OB</sub>	
15	$V_LB$	20	NC	
16	GND	19	$V_{\rm SSB}$	
17	NC	18	$V_{\rm SSB}$	





FIGURE 6. SHUT-DOWN INPUT USED WITH CURRENT-SENSING CIRCUITRY



#### **MOUNTING**

The PWR-82341 package is designed for direct insertion to a printed wiring board. The heat transfer in a hybrid is from semi-conductor junction to the bottom of the hybrid case. The flatness and maximum temperature of this mounting surface are critical to the performance and reliability, because this is the only

method of dissipating the power generated in the hybrid. Use a mounting surface flatness of 0.004 inches/inch maximum. This interface can be improved with the use of a thermal compound or pad.






FIGURE 8. GROUNDING CONNECTIONS



CASE TEMPERATURE, T<sub>c</sub>(°C)

# FIGURE 9. MAXIMUM ALLOWABLE CONTINUOUS OUTPUT CURRENT VS. CASE TEMPERATURE



#### NOTES:


- 1. DIMENSIONS ARE IN INCHES (MM). TOL =  $\pm 0.005$  ( $\pm 0.127$ ).
- 2. LEAD INDENTIFICATION NUMBERS ARE FOR REFERENCE ONLY.

#### NOTES:

- 1. Dimension in Inches (MM), Tolerance = ±0.005 ( 0.127)
- 2. Lead Identification Numbers are for reference only.

FIGURE 10. MECHANICAL LAYOUT

#### ORDERING INFORMATION



<sup>\*</sup>Standard DDC Processing with burn-in and full temperature test — see table below.

STANDARD DDC PROCESSING				
TEST	MIL-STD-883			
1231	METHOD(S)	CONDITION(S)		
INSPECTION	2009, 2010, 2017, and 2032	_		
SEAL	1014	A and C		
TEMPERATURE CYCLE	1010	С		
CONSTANT ACCELERATION	2001	Α		
BURN-IN	1015, Table 1	_		

The information in this data sheet is believed to be accurate; however, no responsibility is assumed by ILC Data Device Corporation for its use, and no license or rights are granted by implication or otherwise in connection therewith. Specifications are subject to change without notice.

C-03/97-500



105 Wilbur Place, Bohemia, New York 11716-2482

For Technical Support - 1-800-DDC-5757 ext. 7420

**Headquarters -** Tel: (516) 567-5600 ext. 7420, Fax: (516) 567-7358 **Northern New Jersey -** Tel: (201) 785-1734, Fax: (201) 785-4132

Southeast - Tel: (703) 450-7900, Fax: (703) 450-6610 West Coast - Tel: (714) 895-9777, Fax: (714) 895-4988 Europe - Tel: +44-(0)1635-811140, Fax: +44-(0)1635-32264 Asia/Pacific - Tel: +81-(0)3-3814-7688, Fax: +81-(0)3-3814-7689

World Wide Web - http://www.ilcddc.com

PRINTED IN THE U.S.A.

8